

# VP<sup>3</sup> *tm*


## Video Parallel Programmable Processing *Multi DSP Platform for OEMs & Developers*

### Key features :

- 38 GIPS and more,
- 8 x TMS320DM642™ DSPs,
- Digital Video inputs & outputs (SDI),
- High Definition ready (HD-SDI),
- Digital Audio inputs & outputs (AES/EBU),
- Audio and Video sync,
- DVB-ASI inputs & outputs,
- Configurable topology,
- Efficient inter-processors communication,
- Hardware coprocessors,
- TCP/IP stack,
- Ethernet interface,
- PCI interface,
- Standalone application ready (no PC)

VP<sup>3</sup> is an extremely powerful parallel programmable processing platform dedicated to professional and industrial video applications like :

- H.264/MPEG-4 real time top quality encoders and decoders,
- High Definition MPEG-2 encoders/decoders,
- MPEG-2 to H.264 transcoders,
- Real time content analysis,
- Image processing, ...



VITEC MULTIMEDIA Inc. USA & Canada  
2914 Seagull Drive – Duluth, GA 30096 - USA  
Phone : (678) 580 3165  
Fax : (678) 580 3295  
Email : usa\_info@vitecmm.com

VITEC MULTIMEDIA International Sales  
99, rue Pierre Sémar – 92324 Châtillon Cedex – France  
Phone : +33 1 46 73 06 06  
Fax +33 1 46 73 06 00  
Email : info@vitecmm.com




# ARCHITECTURE OF THE BOARD

VP<sup>3</sup> implements 8 x TMS320DM642™ DSPs from Texas Instruments running at 600 MHz (and soon 720 MHz, 1GHz, ...) thus providing up to


38,4 GIPS with a maximum of 4 operations per instruction (4 operations of 8 bits, 2 operations of 16 bits and 1 operation of 32 bits) which is a maximum

of 153,6 GOPS. Each DSP has a private local memory of 128 MB (SDRAM running at 100 MHz and 64 bits, which provides a throughput of 800 MB/s).



# CONFIGURABLE TOPOLOGY

VP<sup>3</sup> architecture is highly flexible and can be configured to fit to the specific needs of the developer's applications. Each DSP has 3 powerful and configurable video ports which are used as one of the communication ways between them. The topology of the array of 8 processors can be defined as a simple pipeline of eight processors, a fully parallel scheme or a mix of both. A cross-bar implemented in an FPGA interconnects the video ports of the DSPs.




## INTER-DSPs COMMUNICATION

DSPs can communicate information to each others in several ways :

- Direct memory to memory block exchanges through the DMA controller services. High performance DMA inter-processor's communication channels have been optimized to allow 1 to 1, 1 to n or 1 to all data exchanges.
- Video data or raw data through their video ports and the cross-bar.
- The host busses of the DSPs are linked to PCI interface and can send/receive messages to/from the host through the PCI interface.

## DMA CONTROLLER PRINCIPLE

One DSP initiates a Memory Block Transfer by sending a request to the DMA Controller specifying the list of destination DSPs which shall receive the message. The hardware controller puts the source and destination DSPs in hold state and takes control of their local memories to read the source memory and write into all the destination memories simultaneously. Once the transfer is achieved the DMA controller sends an interrupt to the source DSP to warn it that its message has been sent and also to the destination DSPs to warn them that they received a message.




## HARDWARE CO-PROCESSORS

- The FPGA implementing the cross-bar service is also the one interconnecting the digital video inputs and outputs to the processors array. It is large enough (up to 600,000 gates : Xilinx's XC2S600E) to host a hardware coprocessor implementing your own preprocessing algorithms acting on the video data itself (for instance : filters, scaler, ...). The content of the FPGA can be downloaded at the initialization of the board from the flash memory or by software.
- The FPGA implementing the DMA controller is also large enough (up to 600,000 gates : Xilinx's XC2S600E) to host another hardware coprocessor implementing your own computation algorithms too heavy or complex to be implemented in software (for instance : CABAC, ...). The content of the FPGA can be downloaded at the initialization of the board from the flash memory or by software.

## DAUGHTER BOARD

VP<sup>3</sup> includes a main board and a daughter board. The main board includes the PCI and Ethernet interfaces and the daughter board includes the video and audio inputs and outputs. To develop a specific daughter board with other kind of video and audio formats (DVI, analog,...) please contact a Vitec representative.



## SOFTWARE TOOLS

VP<sup>3</sup> comes with a complete software environment :

- Windows WDM driver (.SYS) able to support multi-board applications in the same PC,
- The source code of a sample application running under Windows XP/2000 and addressing directly the WDM driver,
- Source code of DSP sample applications like :
  - video pass-through, audio pass-through,
  - Memory BIST,
  - DMA transfers.
- Vitec recommends the usage of the Texas Instruments development tools to develop software for the DSPs themselves,
  - C/C++ compiler,
  - simulator,
  - emulator via the RTDS protocol and standard JTAG connector,
- Multi-DSP applications can be emulated by instancing several times the TI emulator software under Windows and the JTAG connector on the VP<sup>3</sup> board.

## SOFTWARE TOOLS

A complete framework, called LiveWire™, for developers who want to use VP<sup>3</sup> hardware to develop a product running under Windows. LiveWire™ provides a set of ready to use connectable components leading to a drastic cut of the development time. LiveWire™ has many advantages. It :

- ensures highly flexible, scalable, truly customizable solutions,
- is designed to allow well-structured parallel development,
- allows to concentrate on solution specific tasks,
- overcomes the limitations of existing technologies such as DirectShow and COM in general,
- allows live reconnection of functional components without interruption of active processes,
- is compatible with Win32, COM, scriptable languages (Visual Basic, Java Script,...),
- takes advantages of XML based technologies and uses the Apache Xerces XML parser,
- provides different levels of SDK abstraction, from high level API for scripting languages through Win32 API for limited backward compatibility to the low level set of COM Interfaces for advanced development in C++.

LiveWire™ parts :

- LiveWire Core
- LiveWire Components
- LiveWire XML-based Profiles
- LiveWire Custom Components Wizard for MS Visual Studio C++
- LiveWire Multiplatform Shell
- LiveWire SDK
- LiveWire Tutorial and Samples

To start using LiveWire™ based products, all you have to do is to create an instance of Assembly Container, initialize it with XML-based Configuration Profile and run. Different sophisticated profiles can be created without extensive programming, using Integrated Property Page or directly by editing the XML file in the text editor of your choice. Components parameters persistence comes then automatically.

Very little programming is needed to use advanced features, such as Command Scheduling and Atomic Command Blocks. With a few extra lines of code you can complete an application capable of running execution scripts with frame accurate precision.

Custom LiveWire™ components creation is simplified by Wizard and they can be easily integrated into existing Assemblies.

The most important advantage of the SDK is the layered structure of the LiveWire™ framework which allows a quick development cycle.

## TECHNICAL SPECIFICATIONS

<b>Inputs / Outputs</b>	<b>Video Inputs</b>	SDI, HD-SDI
	<b>Audio Inputs</b>	AES/EBU, Audio de-embedding from SDI
	<b>Video Output</b>	SDI, HD-SDI
	<b>Audio Output</b>	AES/EBU, Audio embedded in SDI

<b>Other interfaces</b>	<b>DVB-ASI input and output</b>	
	<b>PCI interface</b>	
	<b>10 Base-T or 100 Base-TX Ethernet using single RJ-45 connector</b>	
	<b>14-pin JTAP for external emulation hardware support. This is used to connect VP<sup>3</sup> to the TI emulator software</b>	

<b>Other specifications</b>	<b>Usage of the board</b>	- PCI plug-in card - a stand-alone equipment with an external power supply (+5V and +3V) and a large Flash memory to store the program and the FPGA contents.
	<b>Size</b>	324 mm x 107 mm (12.76" inch x 4.21" inch)
	<b>Weight</b>	330 g
	<b>Flash capacity</b>	8 MB
	<b>Compatibility</b>	The PCI interface is a 32 bits 33MHz PCI rev2.3 compatible with 5V and 3V3 with an auto-detection device

## DSPs SPECIFICATIONS

VP<sup>3</sup> uses 8 TMS320DM642™ :

- **High-Performance Digital Media Processor :**
  - 600-MHz Clock Rate (and soon 720 MHz, 1 GHz, ...),
  - Eight 32-Bit Instructions/Cycle,
  - 4800 MIPS,
  - Fully Software-Compatible With C64x.
- **VelociTI.2. Extensions to VelociTI. Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x. DSP Core :**
  - Eight Highly Independent Functional Units With VelociTI.2. Extensions:
  - Six ALUs (32-/40-Bit), Each Supports Single 32-Bit, Dual 16-Bit, or Quad 8-Bit Arithmetic per Clock Cycle,
  - Two Multipliers Support Four 16 x 16-Bit Multiplies (32-Bit Results) per Clock Cycle or Eight 8 x 8-Bit Multiplies (16-Bit Results) per Clock Cycle,
  - Load-Store Architecture With Non-Aligned Support,
  - 64 32-Bit General-Purpose Registers,
  - Instruction Packing Reduces Code Size,
  - All Instructions Conditional.
- **Instruction Set Features**
  - Byte-Addressable (8-/16-/32-/64-Bit Data),
  - 8-Bit Overflow Protection,
  - Bit-Field Extract, Set, Clear,
  - Normalization, Saturation, Bit-Counting,
  - VelociTI.2. Increased Orthogonality.
- **L1/L2 Memory Architecture**
  - 128K-Bit (16K-Byte) L1P Program Cache (Direct Mapped),
  - 128K-Bit (16K-Byte) L1D Data Cache (2-Way Set-Associative),
  - 2M-Bit (256K-Byte) L2 Unified Mapped RAM/Cache (Flexible RAM/Cache Allocation).
- **Endianess: Little Endian**
- **Enhanced Direct-Memory-Access (EDMA) Controller (64 Independent Channels)**
- **10/100 Mb/s Ethernet MAC (EMAC)**
- **Three Configurable Video Ports :** supports Multiple Resolutions and Video Standards.
- **Three 32-Bit General-Purpose Timers**
- **IEEE-1149.1 (JTAG†)**

C64x, VelociTI.2, VelociTI, and TMS320C64x are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

† IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.